Skip to content
Unit Tests

Port Hamilton Nimbus to v1b1 architecture (#986) #6448

Sign in to view logs

Port Hamilton Nimbus to v1b1 architecture (#986)

Port Hamilton Nimbus to v1b1 architecture (#986) #6448

Triggered via push April 18, 2026 19:24
@rickwierengarickwierenga
pushed aacf8b7
v1b1
Status Failure
Total duration 12m 52s
Artifacts –

test.yml

on: push
Matrix: test-all
Matrix: test-extras
Fit to window
Zoom out
Zoom in

Annotations

16 errors
Tests (cytation-microscopy, py3.12)
Process completed with exit code 1.
Tests (modbus, py3.12)
Process completed with exit code 2.
Tests (sila, py3.12)
Process completed with exit code 2.
Tests (all, py3.13)
Process completed with exit code 2.
Tests (all, py3.14)
Process completed with exit code 2.
Tests (all, py3.11)
Process completed with exit code 2.
Tests (serial, py3.12)
Process completed with exit code 2.
Tests (usb, py3.12)
Process completed with exit code 2.
Tests (ftdi, py3.12)
Process completed with exit code 2.
Tests (opentrons, py3.12)
Process completed with exit code 2.
Tests (hid, py3.12)
Process completed with exit code 2.
Tests (pico, py3.12)
Process completed with exit code 2.
Tests (all, py3.10)
Process completed with exit code 2.
Tests (all, py3.12)
Process completed with exit code 2.
Tests (<none>, py3.12)
Process completed with exit code 2.
Tests (all, py3.9)
Process completed with exit code 2.