We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 667b0ce commit 85d28dfCopy full SHA for 85d28df
bsp/ultrarisc/arch/ur-cp100/riscv_mmu.h
@@ -19,6 +19,18 @@
19
20
#undef PAGE_SIZE
21
22
+/*
23
+ * RISC-V Standard Svpbmt Extension (Bit 61-62)
24
+ * 00: PMA (Normal Memory, Cacheable, No change to implied PMA memory type)
25
+ * 01: NC (Non-cacheable, Weakly-ordered)
26
+ * 10: IO (Strongly-ordered, Non-cacheable, Non-idempotent)
27
+ * 11: Reserved
28
+ */
29
+#define PTE_PBMT_PMA (0UL << 61)
30
+#define PTE_PBMT_NC (1UL << 61)
31
+#define PTE_PBMT_IO (2UL << 61)
32
+#define PTE_PBMT_MASK (3UL << 61)
33
+
34
#define PAGE_OFFSET_SHIFT 0
35
#define PAGE_OFFSET_BIT 12
36
#define PAGE_SIZE __SIZE(PAGE_OFFSET_BIT)
0 commit comments