There was an error while loading. Please reload this page.
1 parent 4904cb3 commit 11c514bCopy full SHA for 11c514b
1 file changed
README.md
@@ -21,8 +21,7 @@ These notes are intended solely for educational purposes. They are not a replace
21
### Part II: Modeling Digital Systems with SystemVerilog
22
- [2.1 Introduction to VGA controller](./05-VGA.md)
23
- [2.2 VGA Controller Implementation](./06-VGA.md)
24
-
25
- <!---
+ <!--
26
- [2.3 Intro to UART and FSM](./07-UART.md)
27
- [2.4 UART Implementation](./08-UART.md)
28
0 commit comments