There was an error while loading. Please reload this page.
1 parent 10ba59e commit 3a15f7fCopy full SHA for 3a15f7f
1 file changed
README.md
@@ -21,9 +21,8 @@ These notes are intended solely for educational purposes. They are not a replace
21
### Part II: Modeling Digital Systems with SystemVerilog
22
- [2.1 Introduction to VGA controller](./05-VGA.md)
23
- [2.2 VGA Controller Implementation](./06-VGA.md)
24
-
25
-<!---
26
- [2.3 Intro to UART and FSM](./07-UART.md)
+<!---
27
- [2.4 UART Implementation](./08-UART.md)
28
29
### Part III: FPGA-based System on Chip (SoC) Design
0 commit comments