Skip to content

Verilog代码无法高亮,代码里面的≤怎么可以显示为<=呢 #122

@Clown119

Description

@Clown119

Verilog代码无法高亮,还有请问代码里面的≤怎么可以显示为<=呢?
image

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions