verific: add -set_relaxed_file_ext_modes option#5582
Open
dhvll wants to merge 3 commits intoYosysHQ:mainfrom
Open
verific: add -set_relaxed_file_ext_modes option#5582dhvll wants to merge 3 commits intoYosysHQ:mainfrom
dhvll wants to merge 3 commits intoYosysHQ:mainfrom
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR adds a
verific -set_relaxed_file_ext_modesoption that relaxesVerific’s file extension to language mapping.
Silimate’s Yosys fork includes an option that configures Verific to treat a broader set of file extensions as SystemVerilog.
Upstreaming this option allows users to explicitly enable this relaxed behavior without changing default file handling semantics.
When specified, the option updates Verific’s file extension modes to associate several common extensions (e.g.
.v,.vh,.sv,.svh) with SystemVerilog parsing. The change is guarded underVERIFIC_SYSTEMVERILOG_SUPPORTand does not alter behavior unless the option is used.