Skip to content

Enhanced Alignment Options for Verilog Formatter #2368

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
ButterSus wants to merge 1 commit into
base: master
Choose a base branch
from

formatter: Implement parentheses alignment in named ports

a7284ab
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

Enhanced Alignment Options for Verilog Formatter #2368

formatter: Implement parentheses alignment in named ports
a7284ab
Select commit
Loading
Failed to load commit list.

Annotations

1 error

The logs for this run have expired and are no longer available.