-
Notifications
You must be signed in to change notification settings - Fork 507
Pull requests: llvm/circt
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[HWToLLVM] Use correctly typed constant attributes
#11068
opened Aug 31, 2026 by
uenoku
Member
Loading…
[ImportVerilog] Emit labeled concurrent assertions outside a procedure
#11065
opened Aug 30, 2026 by
zarubaf
Loading…
[AXI4] Add concurrent read/write count to subordinate-like ops
#11062
opened Aug 28, 2026 by
TaoBi22
Contributor
Loading…
[Moore] Add missing conversions to open array typesAdd support for OpenUnpackedArrayType constants
#11058
opened Aug 27, 2026 by
ayush213
Loading…
[FIRRTL] Warn on abstract resets on extmodule's.
#11055
opened Aug 26, 2026 by
dtzSiFive
Contributor
Loading…
[MLIR] Update SymbolTable::getVisibilityAttrName callers to SymbolOpInterface::getDefaultVisibilityAttrName
#11053
opened Aug 26, 2026 by
ethansaurusrex
Loading…
[AXI4] Add verify-axi4-networks pass
#11052
opened Aug 26, 2026 by
TaoBi22
Contributor
•
7/7
Loading…
[Moore] Support implicit conversion from unpacked array to dynamic array
#11049
opened Aug 25, 2026 by
ovdiiuv
Loading…
[ImportVerilog] Support enum next, prev, name methods
ImportVerilog
#11042
opened Aug 21, 2026 by
fabianschuiki
Contributor
Loading…
[datapath] Lower Product of Sum to a Booth Encoded Partial Product Array
#11039
opened Aug 21, 2026 by
cowardsa
Contributor
Loading…
[OM] Avoid full module verification in release builds
#11037
opened Aug 20, 2026 by
uenoku
Member
Loading…
[ImportVerilog] Fix lvalue conversion for output/inout/ref arguments
ImportVerilog
#11033
opened Aug 19, 2026 by
fabianschuiki
Contributor
•
3/3
Loading…
[LLHD][Mem2Reg] Finer-grained promotion slots
#11018
opened Aug 18, 2026 by
AlviseDeFaveri
Contributor
Loading…
[HW][Sim] Add SimulationVariableTypeInterface to let
hw.inout hold sim value types
#10997
opened Aug 15, 2026 by
okekayode
Contributor
Loading…
[Sim] Add Involving the Sim dialect or other simulation concerns
sim.assoc_array.clear op
Simulator
#10996
opened Aug 15, 2026 by
okekayode
Contributor
Loading…
[ImportVerilog] Save the source text of the assert/assume/cover statements.
#10990
opened Aug 14, 2026 by
hovhannes-96
Contributor
Loading…
[HW] Support struct_inject, struct_explode, and single-field struct_create in HWAggregateToComb
#10981
opened Aug 12, 2026 by
jpienaar
Member
Loading…
[FIRRTL][ExportVerilog] add ltl.clocked_atom emission
#10906
opened Jul 26, 2026 by
Clo91eaf
Contributor
Loading…
[FIRRTL] Fix stale const types in cat/mux canonicalize
#10905
opened Jul 25, 2026 by
AayushMainali-Github
Contributor
Loading…
3 tasks done
[Affine][ToLoopSchedule] Materialize forwarding-only stages
#10893
opened Jul 23, 2026 by
takatodo
Loading…
Previous Next
ProTip!
no:milestone will show everything without a milestone.