Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
See the PeakRDL-regblock Documentation for more details
philipaxer/PeakRDL-regblock
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Python 59.7%
- SystemVerilog 39.6%
- Other 0.7%