Skip to content

Add ARM target, SysTick emulation, and TCG SIG_IPI delivery for PDP bring-up - #161

Open
nnadgaud wants to merge 1 commit into
libqemu/v11.0from
nnadgaud/pdp-arm-patches
Open

Add ARM target, SysTick emulation, and TCG SIG_IPI delivery for PDP bring-up#161
nnadgaud wants to merge 1 commit into
libqemu/v11.0from
nnadgaud/pdp-arm-patches

Conversation

@nnadgaud

@nnadgaud nnadgaud commented Aug 4, 2026

Copy link
Copy Markdown

Add ARM as a build target alongside aarch64 for PDP Cortex-M7 bring-up. Stop remapping arm to aarch64 in CMakeLists; add arm.c to the ARM meson target and promote NVIC/exclusive/post-init wrappers to aarch64|arm. Add SysTick emulation to NVICState (CSR/RVR/CVR at 0x10–0x1C, 19.2 MHz). Suppress PENDSVSET (ICSR bit 28) to avoid a Zephyr context-switch fault under asynchronous PendSV delivery. Fix TCG RR interrupt delivery via SIG_IPI so CPU_INTERRUPT_HARD is serviced promptly out of self-chained JIT TBs.

…ring-up

Add ARM as a build target alongside aarch64 for PDP Cortex-M7 bring-up.
Stop remapping arm→aarch64 in CMakeLists; add arm.c to the ARM meson target
and promote NVIC/exclusive/post-init wrappers to aarch64|arm. Add SysTick
emulation to NVICState (CSR/RVR/CVR at 0x10–0x1C, 19.2 MHz). Suppress
PENDSVSET (ICSR bit 28) to avoid a Zephyr context-switch fault under
asynchronous PendSV delivery. Fix TCG RR interrupt delivery via SIG_IPI
so CPU_INTERRUPT_HARD is serviced promptly out of self-chained JIT TBs.

Signed-off-by: Nikhita Nadgauda <nnadgaud@qti.qualcomm.com>
@nnadgaud nnadgaud self-assigned this Aug 11, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant