Skip to content
View shubham3279's full-sized avatar
🎯
Focusing
🎯
Focusing
  • M.Tech (SPDD) - DTU'26
  • New Delhi
  • 00:14 (UTC +05:30)
  • LinkedIn in/shubham3279

Highlights

  • Pro

Block or report shubham3279

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
shubham3279/README.md

Hi 👋! I am Shubham.

Product Validation Engineer II at Cadence Design Systems
DFT (ATPG) domain · Modus

M.Tech. ECE — Signal Processing & Digital Design
Delhi Technological University

Interests: semiconductor technology, computer architecture, and hardware-software co-design for AI/ML systems.

⚙️ Tech & Tools

Pinned Loading

  1. accelerated-architectures accelerated-architectures Public

  2. cs-fundamentals cs-fundamentals Public

  3. design-for-test design-for-test Public

  4. soft-intelligence soft-intelligence Public