#

digitalsystemdesign

Here are 10 public repositories matching this topic...

geekyprawins / MIT-24-CSE-LABS

Lab solutions of MIT Manipal CSE Dept. for Batch of 2024.

java distributed-systems hadoop algorithms parallel-computing embedded-systems linux-shell operating-system data-structures verilog mapreduce cprogramming object-oriented-programming embedded-c parallel-programming internet-technologies computernetworks compilerdesign digitalsystemdesign

Updated Apr 11, 2024
C

hooridahesh / IUT

Most of the slides and exercises are my projects and manuscripts (★‿★)

data-mining sql-server database datastructures risk-analysis artificial-intelligence operating-system software-engineering datawarehouse software-testing proteus isfahan-university-of-technology codevision gametheory computer-networks strategic algorithmdesign computerengineering digitalsystemdesign

Updated Oct 12, 2024
Jupyter Notebook

Felby01 / THEFINALCOUNTDOWN_V1

Digital clock & customizable alarm system

hardware alarm-clock logisim digitalclock logisim-evolution digitalsystemdesign digitalsystems

Updated Aug 7, 2026

sourabhshenoy04 / synch_mod12_counter

Date of Respository Creation: 05/08/2023. This project was undertaken as a part of 4th semester System Verilog Project.

systemverilog digitalsystemdesign

Updated Nov 13, 2023
SystemVerilog

Prometheus052404 / CIRCUIT

DIGITAL CIRCUIT SIMULATOR - an OBJECT ORIENTED PROGRAMMING way of implemeting LOGIC GATES ICs

logicgates oops-in-cpp digitalsystemdesign

Updated Dec 18, 2024
C++

sudecakmak / Digital-Systems-Laboratory

Projects I made in Digital System Lab. I used Logisim for my projects.

circuit logisim digitalsystemdesign digitalsystems

Updated Jan 25, 2023

Hammadali0333 / FPGA-Morse-Code-Encoder

A Morse code encoder system implemented on FPGA

fsm fpga svm morse-code verilog vivado nexys-a7 digitalsystemdesign

Updated Jul 5, 2026
SystemVerilog

nikhilkrn / Digital-System-Design

A collection of projects and materials related to digital system design.

verilog digitalsystemdesign

Updated May 13, 2025
VHDL

gautamop01 / Digital-Systems-and-Design

Learned as a part of CS210 course

digital vhdl ssd bcd fulladder mux system-programming xor dff halfadder demux clockdivider cs210 xnor dlatch adder-subtractor digitalsystemdesign digitalsystems codeconvertor

Updated Dec 18, 2022
VHDL

RandiRodz / verilog-fp32-sigmoid-neuron

Structural Verilog implementation of an IEEE 754 single-precision floating-point (FP32) datapath for Multi-Layer Perceptron (MLP) neural network inference. This repository decomposes a sigmoid neuron into modular floating-point arithmetic IP units, culminating in a 4-element streaming vector dot-product engine cascaded into an activation pipeline.

rtl verilog mlp floating-point neuron verilog-project verilog-code digitalsystemdesign

Updated Aug 27, 2026
Verilog

Add this topic to your repo

To associate your repository with the digitalsystemdesign topic, visit your repo's landing page and select "manage topics."