Skip to content

Resolve "Non ANSI-C style input,output port declaration Verilog code linter issue" #2447

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
matlupi wants to merge 5 commits into
base: master
Choose a base branch
from
+50 −2

ML formatting

29c47fc
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

Resolve "Non ANSI-C style input,output port declaration Verilog code linter issue" #2447

ML formatting
29c47fc
Select commit
Loading
Failed to load commit list.

The logs for this run have expired and are no longer available.